

31

PLUS Search Results for S/N 10056631, Searched September 20, 2004

The Patent Linguistics Utility System (PLUS) is a USPTO automated search system for U.S. Patents from 1971 to the present. PLUS is a query-by-example search system which produces a list of patents that are most closely related linguistically to the application searched. This search was prepared by the staff of the Scientific and Technical Information Center, SIRA.

5623645
6115551
5666321
5751656
5912860
6111814
6052745
6321282
6122692
5913053
5367645
5319771
5818777
6442643
5469547
6088812
6163819
6145019
5848264
5910917
5229770
6215711
6215711
6243312
6356507
6418067
5944808
6173349
5987578
4825438
5592685
5455935
5452261
5903508
5903911

10056631_LIST

5954838
6384646
6430606
5623638
5903607
5498976
5367149
5506995
5859986
6266731
5897654
5778196
4803475
5034917
5852579

10056631_QUAL

5623645 80
6115551 79
5666321 78
5751656 78
5912860 78
6111814 78
6052745 73
6321282 73
6122692 72
5913053 72
5367645 71
5319771 70
5818777 70
6442643 70
5469547 69
6088812 69
6163819 69
6145019 68
5848264 67
5910917 67
5229770 67
6215711 67
6215711 67
6243312 67
6356507 67
6418067 67
5944808 67
6173349 66
5987578 66
4825438 66
5592685 65
5455935 65
5452261 65
5903508 65
5903911 65
5954838 65
6384646 65
6430606 65
5623638 64
5903607 64
5498976 64
5367149 64
5506995 64
5859986 64
6266731 63
5897654 63
5778196 63
4803475 63

10056631_QUAL

5034917 63
5852579 63

10056631_CLS
Most Frequently Occurring Classifications of Patents Returned
From A Search of 10056631 on September 20, 2004

Original Classifications

4 365/233.5
2 365/193
2 365/233
2 710/104
2 710/107
2 710/62
2 711/167
2 713/400
2 713/401
2 713/600

Cross-Reference Classifications

4 365/203
4 365/233
3 365/236
3 710/9
2 326/27
2 365/194
2 365/221
2 365/230.03
2 365/230.06
2 365/230.08
2 710/100
2 710/105
2 710/107
2 710/240
2 710/36
2 711/133
2 711/168

Combined Classifications

6 365/233
4 365/203
4 365/233.5
4 710/107
3 365/236
3 710/9
3 713/600
2 326/27
2 326/30
2 365/189.05
2 365/193
2 365/194

10056631_CLS

2 365/221
2 365/230.03
2 365/230.06
2 365/230.08
2 710/100
2 710/104
2 710/105
2 710/240
2 710/29
2 710/313
2 710/36
2 710/62
2 711/133
2 711/167
2 711/168
2 713/400
2 713/401

10056631_CLSTITLES

Titles of Most Frequently Occurring Classifications of Patents Returned

From A Search of 10056631 on September 20, 2004

6	365/233	(2 OR, 4 XR)	
	Class 365 :	STATIC INFORMATION STORAGE AND RETRIEVAL	
	365/230.01	ADDRESSING	
	365/233	.Sync/clocking	
4	365/203	(0 OR, 4 XR)	
	Class 365 :	STATIC INFORMATION STORAGE AND RETRIEVAL	
	365/189.01	READ/WRITE CIRCUIT	
	365/203	.Precharge	
4	365/233.5	(4 OR, 0 XR)	
	Class 365 :	STATIC INFORMATION STORAGE AND RETRIEVAL	
	365/230.01	ADDRESSING	
	365/233	.Sync/clocking	
	365/233.5	..Transition detection	
4	710/107	(2 OR, 2 XR)	
	Class 710 :	ELECTRICAL COMPUTERS AND DIGITAL DATA	
		PROCESSING SYSTEMS: INPUT/OUTPUT	
	710/100	INTRASystem CONNECTION (E.G., BUS AND BUS	
		TRANSACTION PROCESSING)	
	710/107	.Bus access regulation	
3	365/236	(0 OR, 3 XR)	
	Class 365 :	STATIC INFORMATION STORAGE AND RETRIEVAL	
	365/230.01	ADDRESSING	
	365/236	.Counting	
3	710/9	(0 OR, 3 XR)	
	Class 710 :	ELECTRICAL COMPUTERS AND DIGITAL DATA	
		PROCESSING SYSTEMS: INPUT/OUTPUT	
	710/1	INPUT/OUTPUT DATA PROCESSING	
	710/8	.Peripheral configuration	
	710/9	..Address assignment	
3	713/600	(2 OR, 1 XR)	
	Class 713 :	ELECTRICAL COMPUTERS AND DIGITAL PROCESSING	
		SYSTEMS: SUPPORT	
	713/600	CLOCK CONTROL OF DATA PROCESSING SYSTEM,	
		COMPONENT, OR DATA TRANSMISSION	
2	326/27	(0 OR, 2 XR)	
	Class 326 :	ELECTRONIC DIGITAL LOGIC CIRCUITRY	

10056631_CLSTITLES

326/21	SIGNAL SENSITIVITY OR TRANSMISSION INTEGRITY
326/26	.Output switching noise reduction
326/27	..With field effect-transistor
2 326/30	(1 OR, 1 XR)
Class 326	: ELECTRONIC DIGITAL LOGIC CIRCUITRY
326/21	SIGNAL SENSITIVITY OR TRANSMISSION INTEGRITY
326/30	.Bus or line termination (e.g., clamping, impedance matching, etc.)
2 365/189.05	(1 OR, 1 XR)
Class 365	: STATIC INFORMATION STORAGE AND RETRIEVAL
365/189.01	READ/WRITE CIRCUIT
365/189.05	.Having particular data buffer or latch
2 365/193	(2 OR, 0 XR)
Class 365	: STATIC INFORMATION STORAGE AND RETRIEVAL
365/189.01	READ/WRITE CIRCUIT
365/191	.Signals
365/193	..Strobe
2 365/194	(0 OR, 2 XR)
Class 365	: STATIC INFORMATION STORAGE AND RETRIEVAL
365/189.01	READ/WRITE CIRCUIT
365/191	.Signals
365/194	..Delay
2 365/221	(0 OR, 2 XR)
Class 365	: STATIC INFORMATION STORAGE AND RETRIEVAL
365/189.01	READ/WRITE CIRCUIT
365/221	.Serial read/write
2 365/230.03	(0 OR, 2 XR)
Class 365	: STATIC INFORMATION STORAGE AND RETRIEVAL
365/230.01	ADDRESSING
365/230.03	.Plural blocks or banks
2 365/230.06	(0 OR, 2 XR)
Class 365	: STATIC INFORMATION STORAGE AND RETRIEVAL
365/230.01	ADDRESSING
365/230.06	.Particular decoder or driver circuit
2 365/230.08	(0 OR, 2 XR)
Class 365	: STATIC INFORMATION STORAGE AND RETRIEVAL
365/230.01	ADDRESSING
365/230.08	.Including particular address buffer or latch circuit arrangement

10056631_CLSTITLES

2	710/100	(0 OR, 2 XR)	
	Class	710	: ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT
	710/100		INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING)
2	710/104	(2 OR, 0 XR)	
	Class	710	: ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT
	710/100		INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING)
	710/104		.System configuring
2	710/105	(0 OR, 2 XR)	
	Class	710	: ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT
	710/100		INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING)
	710/105		.Protocol
2	710/240	(0 OR, 2 XR)	
	Class	710	: ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT
	710/240		ACCESS ARBITRATING
2	710/29	(1 OR, 1 XR)	
	Class	710	: ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT
	710/1		INPUT/OUTPUT DATA PROCESSING
	710/29		.Flow controlling
2	710/313	(1 OR, 1 XR)	
	Class	710	: ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT
	710/100		INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING)
	710/305		.Bus interface architecture
	710/306		..Bus bridge
	710/313		...Peripheral bus coupling (e.g., PCI, USB, ISA, and etc.)
2	710/36	(0 OR, 2 XR)	
	Class	710	: ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT
	710/1		INPUT/OUTPUT DATA PROCESSING
	710/36		.Input/Output access regulation
2	710/62	(2 OR, 0 XR)	

10056631 CLSTITLES

Class 710 : ELECTRICAL COMPUTERS AND DIGITAL DATA
PROCESSING SYSTEMS: INPUT/OUTPUT

710/1 INPUT/OUTPUT DATA PROCESSING

710/62 .Peripheral adapting

2 711/133 (0 OR, 2 XR)

Class 711 : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
SYSTEMS: MEMORY

711/100 STORAGE ACCESSING AND CONTROL

711/117 .Hierarchical memories

711/118 ..Caching

711/133 ...Entry replacement strategy

2 711/167 (2 OR, 0 XR)

Class 711 : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
SYSTEMS: MEMORY

711/100 STORAGE ACCESSING AND CONTROL

711/167 .Access timing

2 711/168 (0 OR, 2 XR)

Class 711 : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
SYSTEMS: MEMORY

711/100 STORAGE ACCESSING AND CONTROL

711/167 .Access timing

711/168 ..Concurrent accessing

2 713/400 (2 OR, 0 XR)

Class 713 : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
SYSTEMS: SUPPORT

713/400 SYNCHRONIZATION OF CLOCK OR TIMING SIGNALS,
DATA, OR PULSES

2 713/401 (2 OR, 0 XR)

Class 713 : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
SYSTEMS: SUPPORT

713/400 SYNCHRONIZATION OF CLOCK OR TIMING SIGNALS,
DATA, OR PULSES

713/401 .Using delay